An ASIC with pre defined gates and transistors. The design is then done by connection the gates to each other for the required functionality. It gives a fast implementation time and is used for chips that are sold in less volumes and with less performance requirements compared to Standard Cell ASICs.