An ASIC where you design every component for component. It results in optimal performance, but has also the longest development time. Is used for development of analog parts on a chip and for chips to be sold in very large volumes.